

# Artix FPGA On Module (FOM)

REV	Description	DATE	BY
0	PRELIMINARY prototype release for review. Not manufactured yet.	01/10/2018	ws
0.1	Added wireless socket to the Abone. Not manufactured yet.	01/16/2018	ws
0.9	Changed DDR3 to ZBT. Reassigned Hirose pins. Not manufactured yet.	07/14/2018	ws

THERE IS NO WARRANTY FOR THIS DESIGN, TO THE EXTENT PERMITTED BY APPLICABLE LAW. EXCEPT WHEN OTHERWISE STATED IN WRITING THE COPYRIGHT HOLDERS AND/OR OTHER PARTIES PROVIDE THE DESIGN "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. THE ENTIRE RISK AS TO THE QUALITY AND PERFORMANCE OF THE DESIGN IS WITH YOU. SHOULD THE DESIGN PROVE DEFECTIVE, YOU ASSUME THE COST OF ALL NECESSARY SERVICING, REPAIR OR CORRECTION.

07/14/2018. PRELIMINARY  
prototype release for review.  
Not manufactured yet.




(c) 2018 by SkuTek Instrumentation. All rights reserved.

<b>SkuTek Instrumentation</b>		
150 Lucius Gordon Drive, Ste. 209 West Henrietta, NY 14586 - 9687 <a href="http://www.skutek.com">http://www.skutek.com</a>		
Page Contents A - Revision page		
Size A	Document Number A - RiskFive Artix Bone With ZBT Memory	Rev 0
Date:	Friday, July 20, 2018	Sheet 1 of 29


# Artix configuration pins

- XC7A15T-1CSG324C \$32
- XC7A15T-2CSG324C \$37
- XC7A15T-3CSG324E \$49
- XC7A35T-1CSG324C \$43
- XC7A35T-2CSG324C \$49
- XC7A35T-3CSG324E \$65
- XC7A100T-1CSG324C \$126
- XC7A100T-2CSG324C \$134
- XC7A100T-3CSG324E \$177

- APHHS1005CGCK grn 40 mcd
- APHHS1005SYCK yllw 150 mcd
- APHHS1005SECK orng 150 mcd
- APHHS1005SURCK red 70 mcd
- APHHS1005QBC/D blue 60 mcd




RESET from PWR module or from motherboard



Vcc0 must match Vcc14  
PUDC\_B=HIGH disables pullups

**XC7A15T-2CSG324C**  
BGA\_18X18\_0.8MM\_CENTERED



07/14/2018. PRELIMINARY prototype release for review. Not manufactured yet.

**SkuTek Instrumentation**  
150 Lucius Gordon Drive, Ste. 209  
West Henrietta, NY 14586 - 9687  
http://www.skutek.com

(c) 2018 by SkuTek Instrumentation. All rights reserved.

Page Contents  
Artix configuration pins

Size A	Document Number A - RiskFive Artix Bone With ZBT Memory	Rev 0
--------	---	-------

Date: Friday, July 20, 2018 Sheet 2 of 29

# Artix Bank 14



Must be the same as Bank 0.  
Use the same Vcc as flash.

This bank contains some configuration pins.

U9-2


50 I/O per bank

- K18: IO\_L1N\_T0\_D01\_DIN\_14
- K17: IO\_L1P\_T0\_D00\_MOSI\_14
- M14: IO\_L2N\_T0\_D03\_14
- L14: IO\_L2P\_T0\_D02\_14
- L16: IO\_L3N\_T0\_DQS\_EMCCLK\_14
- config IO\_L3P\_T0\_DQS\_PUDC\_B\_14
- Vcco14 = Vcc0
- VCCO\_14
- VCCO\_14
- VCCO\_14
- VCCO\_14
- VCCO\_14
- VCCO\_14
- VCCO\_14
- VCCO\_14
- L13: IO\_L6P\_T0\_FCS\_B\_14
- IO\_L7N\_T1\_D10\_14
- IO\_L7P\_T1\_D09\_14
- IO\_L8N\_T1\_D12\_14
- IO\_L8P\_T1\_D11\_14
- IO\_L9N\_T1\_DQS\_D13\_14
- IO\_L9P\_T1\_DQS\_14
- IO\_L10N\_T1\_D15\_14
- IO\_L10P\_T1\_D14\_14
- IO\_L11N\_T1\_SRCC\_14
- IO\_L11P\_T1\_SRCC\_14
- IO\_L12N\_T1\_MRCC\_14
- IO\_L12P\_T1\_MRCC\_14
- IO\_L13N\_T2\_MRCC\_14
- IO\_L13P\_T2\_MRCC\_14
- IO\_L14N\_T2\_SRCC\_14
- IO\_L14P\_T2\_SRCC\_14
- IO\_L15N\_T2\_DQS\_DOUT\_CSO\_B\_14
- IO\_L15P\_T2\_DQS\_RDWR\_B\_14
- IO\_L16N\_T2\_A15\_D31\_14
- IO\_L16P\_T2\_CSI\_B\_14
- IO\_L17N\_T2\_A13\_D29\_14
- IO\_L17P\_T2\_A14\_D30\_14
- IO\_L18N\_T2\_A11\_D27\_14
- IO\_L18P\_T2\_A12\_D28\_14
- IO\_L19N\_T3\_A09\_D25\_VREF\_14
- IO\_L19P\_T3\_A10\_D26\_14
- IO\_L20N\_T3\_A07\_D23\_14
- IO\_L20P\_T3\_A08\_D24\_14
- IO\_L21N\_T3\_DQS\_A06\_D22\_14
- IO\_L21P\_T3\_DQS\_14
- IO\_L22N\_T3\_A04\_D20\_14
- IO\_L22P\_T3\_A05\_D21\_14
- IO\_L23N\_T3\_A02\_D18\_14
- IO\_L23P\_T3\_A03\_D19\_14
- IO\_L24N\_T3\_A00\_D16\_14
- IO\_L24P\_T3\_A01\_D17\_14






SGMII can be implemented in 3.3V bank. LVDS reception works at any Vcco with external termination. (Internal termination requires 2.5V.). LVDS transmission requires 2.5V, but TMDS can be used at Vcco=3.3V.

Banks 0 and 14 are the only ones with guaranteed 3.3V. Other banks may be setup for any Vcco. Consequently, the main clock has to be connected here.



LVDS out requires using 2.5V. LVDS in and TMDS permit 3.3V



- KC3225A25.0000C30E00 50ppm
- KC3225A25.0000C3GE00 50ppm
- 25 MHz
- 3.2mm x 2.5mm
- 100 MHz not used
- KC3225A100.000C3GE00 50ppm
- KC3225A100.000C30E00 50ppm
- ETXO-H33CL-100.000 2.5ppm
- 100 MHz
- 3.2mm x 2.5mm

xc7a35t CSG324 2/11  
XC7A15T-2CSG324C

XC7A15T-2CSG324C  
BGA\_18X18\_0.8MM\_CENTERED

07/14/2018. PRELIMINARY  
prototype release for review.  
Not manufactured yet.

**SkuTek Instrumentation**  
150 Lucius Gordon Drive, Ste. 209  
West Henrietta, NY 14586 - 9687  
http://www.skutek.com




(c) 2017 by SkuTek Instrumentation.  
All rights reserved.

Page Contents		
Artix bank 14		
Size	Document Number	Rev
A	A - RiskFive Artix Bone With ZBT Memory	0
Date:	Friday, July 20, 2018	Sheet 3 of 29

# Artix Banks 15 and 16 Variable Vcco

This bank does not contain configuration pins.

LVDS out requires using 2.5V. LVDS in and TMD5 permit 3.3V



07/14/2018. PRELIMINARY  
prototype release for review.  
Not manufactured yet.

**SkuTek Instrumentation**  
150 Lucius Gordon Drive, Ste. 209 West Henrietta, NY 14586 - 9687  
http://www.skutek.com

(c) 2018 by SkuTek Instrumentation. All rights reserved.

Page Contents  
Artix banks 15, 16

Size	Document Number	Rev
Custom	mA - RiskFive Artix Bone With ZBT Memory	0

Date: Friday, July 20, 2018 Sheet 4 of 29

**XC7A15T-2CSG324C**  
BGA\_18X18\_0.8MM\_CENTERED






# Artix ZBT Bank 35 and Bank 34 with the rest of ZBT

50 I/O per bank

Vdd = 2.5V or 3.3V

LVDS out requires 2.5V. LVDS in can be used at either 2.5 or 3.3V. However, diff termination requires 2.5V.



07/14/2018. PRELIMINARY prototype release for review. Not manufactured yet.



(c) 2018 by SkuTek Instrumentation. All rights reserved.		
Title Artix banks 34 and 35		
Size CustomA - RiskFive Artix Bone With ZBT Memory	Document Number	Rev 0
Date: Friday, July 20, 2018	Sheet 5	of 29

# Artix configuration SPI flash and Solid State Disk


Two possible use cases:

- 1) Dual boot.
- 2) Boot and SSD.


SPI CLK is the same pin as Configuration CCLK. It can be used after configuration via STARTUP2 "primitive" described in UG470 v1.8 page 94. On this board I also routed pin L16 (L6P\_EMCCCLK) to the same CCLK. The "primitive" is not necessary.



Compatible 8x6 parts  
 SO-8 W25Q128JVS1  
 WSON W25Q128JVEI



SOG.050/8/WG.300/L.250  
 WINBOND\_WSON8\_8X6MM



07/14/2018. PRELIMINARY  
 prototype release for review.  
 Not manufactured yet.

## SkuTek Instrumentation

150 Lucius Gordon Drive, Ste. 209  
 West Henrietta, NY 14586 - 9687  
<http://www.skutek.com>

(c) 2018 by SkuTek Instrumentation.  
 All rights reserved.









### Page Contents

SPI configuration flash

Size	Document Number	Rev
A	A - RiskFive Artix Bone With ZBT Memory	0
Date:	Friday, July 20, 2018	Sheet 6 of 29



# FPGA power filtering



07/14/2018. PRELIMINARY  
prototype release for review.  
Not manufactured yet.

## SkuTek Instrumentation

150 Lucius Gordon Drive, Ste. 209  
West Henrietta, NY 14586 - 9687  
<http://www.skutek.com>

(c) 2018 by SkuTek Instrumentation.  
All rights reserved.

### Page Contents

FPGA decoupling

Size  
A

Document Number  
A - RiskFive Artix Bone With ZBT Memory

Rev  
0

Date: Friday, July 20, 2018


Sheet 7 of 29

# Artix xADC

Powering and using xADC: see UG480 (v1.6.1) p. 77.


P.14: xADC internal schematics and on-die sensors.

P.15: How to connect xADC pins.




**XC7A15T-2CSG324C**  
BGA\_18X18\_0.8MM\_CENTERED

# Artix GND, VccAUX, VccBRAM, and Vccint



# Artix JTAG



07/14/2018. PRELIMINARY  
prototype release for review.  
Not manufactured yet.

(c) 2018 by SkuTek Instrumentation. All rights reserved.

## SkuTek Instrumentation

150 Lucius Gordon Drive, Ste. 209  
West Henrietta, NY 14586 - 9687  
<http://www.skutek.com>

### Page Contents

Artix JTAG, xADC, GND, VccAUX, VccBRAM, and Vccint

Size  
A

Document Number  
A - RiskFive Artix Bone With ZBT Memory


Rev  
0

Date: Friday, July 20, 2018


Sheet 8 of 29




**SGMII = 4 wires**




Sync Ethernet recovered clock




**Gigabit PHY**



PHY is making its own 1.8V to avoid sequencing.



LDO is stable with 0.1uF, but 1uF is recommended. TLV70028DCKR or -T.



PHY in QFN package requires 1.0V. Power sequence requirements when 1.8V is not provided: NONE.

**Do we need to mirror? It depends on the motherboard.**

- Mirrored; D.S. page 35
- A. D 0 -> 3
  - B. C 1 -> 2
  - C. B 2 -> 1
  - D. A 3 -> 0

SGMII can be implemented in 3.3V bank. LVDS reception works for any Vcco with external termination. (Internal termination requires 2.5V.). LVDS transmission requires 2.5V, but TMSD can be used at any Vcco.

DP83867CSRGTZ = PHY with RGMII/SGMII  
 DP83867CRRGTZ = PHY with RGMII only  
 They are pin compatible

Ports are "mirrored" in reverse order.  
 A --> 3, B --> 2, etc.


Center tap to AVdd not required. Internal on-chip termination provided on Media Dependent Interface (i.e., magnetics).

PTP stamps are on GPIO pins  
 D.S. Page 88.

**07/14/2018. PRELIMINARY prototype release for review. Not manufactured yet.**

FPGA from PHY:  
 LVDS\_25 in

FPGA to PHY:  
 TMSD\_33 out




MDIO fmax = 25 MHz

**Compgroup 97**

Mode	Rlo	Rhi (p.36)
1	open	open
2	2.49k	10.0k
3	2.49k	5.76k
4	open	2.49k

PHY configuration using strap resistors.  
 Rx\_D0, D2: Mode 1 --> addr = 0  
 Rx\_CTRL: Mode 3 --> auto negotiate.  
 LED0: Mode 1 --> RGMII w/o mirror.  
 LED0: Mode 2 --> SGMII w/o mirror.  
 LED0: Mode 3 --> RGMII with mirror.  
 LED0: Mode 4 --> SGMII with mirror.



**SkuTek Instrumentation**

150 Lucius Gordon Drive, Ste. 209  
 West Henrietta, NY 14586 - 9687  
 http://www.skutek.com


Page Contents (c) 2018 by SkuTek Instrumentation. All rights reserved.  
 GbE PHY

Size Custom	Document Number A - RiskFive Artix Bone With ZBT Memory	Rev 0
Date: Friday, July 20, 2018	Sheet 9 of 29	



# Texas Instruments PHY

In addition to usual PHY duties, the PHY is supposed to:

1. Recover the 125 MHz clock from Synchronous Ethernet.
2. Present the 125 MHz clock to the FPGA.
3. The PHY makes its own 1.8V voltage rail w/o decoupling.




Group 97



07/14/2018. PRELIMINARY  
prototype release for review.  
Not manufactured yet.

0603  
10 uF C1608X5R1A106K

0402  
10 nF TMK105B7103KV-F  
0.1uF C1005X5R1E104K, M  
1uF C1005X5R1A105K or M CAP CER 0.1UF 16V 10% X5R 0201  
4.7uF CL05A475MP5NRNC C0603X5R1C104K030BC TDK



(c) 2018 by SkuTek Instrumentation. All rights reserved.

<b>SkuTek Instrumentation</b>		
150 Lucius Gordon Drive, Ste. 209 West Henrietta, NY 14586 - 9687 <a href="http://www.skutek.com">http://www.skutek.com</a>		
Page Contents GbE PHY decoupling		
Size A	Document Number A - RiskFive Artix Bone With ZBT Memory	Rev 0
Date:	Friday, July 20, 2018	Sheet 10 of 29

# NORTH header

Bank 34 = 3.3V or 2.5V  
 Bank 0 = 3.3V  
 Bank 14 = 3.3V  
 Banks 15,16: Vcco\_var

DOWN inside brd

JH1A

UP outside brd

K18 (Bank 14)	XSPI_miso	1	1	80	80	POWER_ON	HIGH to Enable 3.3V power
K17 (Bank 14)	XSPI_mosi	2	2	79	79	X_PRGM#	P9 FPGA conf (Bank 0)
L14 (Bank 14)	XSPI_D2	3	3	78	78	X_DONE	P10 FPGA conf (Bank 0)
M14 (Bank 14)	XSPI_D3	4	4	77	77	IO_15_L23P_j17	J17 (Bank 15)
E9 & L16 (Bank 0 & 14)	XSPI_CCLK	5	5	76	76	IO_15_L23N_j18	J18 (Bank 15)
U14 (Bank 14)	IO_14_L22P_u14	6	6	75	75	IO_15_0_g13	G13 (Bank 15, SE)
V14 (Bank 14)	IO_14_L22N_v14	7	7	74	74	IO_14_L15P_r16	R16 (Bank 14)
T13 (Bank 14)	IO_14_L23P_t13	8	8	73	73	IO_14_L15N_t16	T16 (Bank 14)
U13 (Bank 14)	IO_14_L23N_u13	9	9	72	72	IO_14_L14P_t14	T14 Bank_14_SRCC
U12 (Bank 14)	IO_14_L20P_u12	10	10	71	71	IO_14_L14N_t15	T15 Bank_14_SRCC
V12 (Bank 14)	IO_14_L20N_v12	11	11	70	70	IO_14_L8P_n14	N14 (Bank 14)
R12 (Bank 14)	IO_14_L5P_r12	12	12	69	69	IO_14_L8N_p14	P14 (Bank 14)
R13 (Bank 14)	IO_14_L5N_r13	13	13	68	68	IO_14_0_r11	R11 (Bank 14) sngl (SW reset)
T11 (Bank 14)	IO_14_L19P_t11	14	14	67	67	IO_14_L24P_t9	T9 (Bank 14)
U11 (Bank 14)	IO_14_L19N_u11	15	15	66	66	IO_14_L24N_t10	T10 (Bank 14)
V10 (Bank 14)	IO_14_L21P_v10	16	16	65	65	IO_34_L21P_u9	U9 (Bank34)
V11 (Bank 14)	IO_14_L21N_v11	17	17	64	64	IO_34_L21N_v9	V9 (Bank34)
R10 (Bank 14) sngl	IO_14_25_r10	18	18	63	63	IO_34_25_U8	U8 IO_34_25_U8
R8 (Bank34)	IO_34_L24P_r8	19	19	62	62	IO_34_L23p_r7	R7 IO_34_L23p
T8 (Bank34)	IO_34_L24N_t8	20	20	61	61	IO_34_L23n_t6	T6 IO_34_L23n
V7 (Bank34)	IO_34_L20P_v7	21	21	60	60	IO_34_L22P_u7	U7 (Bank34)
V6 (Bank34)	IO_34_L20N_v6	22	22	59	59	IO_34_L22N_u6	U6 (Bank34)
R6 IO_34_L19p	IO_34_L19p_r6	23	23	58	58	IO_34_L13p_n5	N5 IO_34_L13p; mrcc+
R5 IO_34_L19n	IO_34_L19n_r5	24	24	57	57	IO_34_L13n_p5	P5 IO_34_L13n; mrcc-
V5 (Bank34)	IO_34_L10P_v5	25	25	56	56	IO_34_L8p_u4	U4 IO_L8p_T1_34
V4 (Bank34)	IO_34_L10N_v4	26	26	55	55	IO_34_L8n_u3	U3 IO_L8n_T1_34
T5 (Bank 34) mrcc+	IO_34_L12P_t5	27	27	54	54	IO_34_L6p_L6	L6 IO_34_L6p
T4 (Bank 34) mrcc-	IO_34_L12N_t4	28	28	53	53	IO_34_L6n_L5	L5 IO_34_L6n
R3 IO_L11p_T1_34; srcc+	IO_34_L11p_r3	29	29	52	52	IO_34_L14p_p4	P4 IO_34_L14p; srcc+
T3 IO_L11n_T1_34; srcc-	IO_34_L11n_t3	30	30	51	51	IO_34_L14n_p3	P3 IO_34_L14n; srcc-
U2 IO_L9p_T1_34	IO_34_L9p_u2	31	31	50	50	IO_34_L15p_p2	P2 IO_34_L15p
V2 IO_34_L9N_v2	IO_34_L9N_v2	32	32	49	49	IO_34_L15n_r2	R2 IO_34_L15n
U1 IO_L7p_T1_34	IO_34_L7p_u1	33	33	48	48	IO_34_L17p_r1	R1 IO_34_L17p
V1 IO_34_L7n_v1	IO_34_L7n_v1	34	34	47	47	IO_34_L17n_t1	T1 IO_L17n_T2_34
M6 IO_34_L18p	IO_34_L18p_m6	35	35	46	46	IO_16_L19N_d10	D10 (Bank 16)
N6 IO_34_L18n	IO_34_L18n_n6	36	36	45	45	IO_16_L6N_d9	D9 (Bank 16)
N2 IO_34_L3p	IO_34_L3p_n2	37	37	44	44	IO_16_L11P_c9	C9 (Bank 16) srcc+
N1 IO_34_L3n	IO_34_L3n_n1	38	38	43	43	IO_16_L11N_b9	B9 (Bank 16) srcc-
M3 IO_34_L4p	IO_34_L4p_m3	39	39	42	42	IO_16_L12P_b8	B8 (Bank 16) mrcc+
M2 IO_34_L4n	IO_34_L4n_m2	40	40	41	41	IO_16_L12N_a8	A8 (Bank 16) mrcc-



FX11LA-80P/8-SV(71)

Footprint FX11L80/H/GP

JH1B NORTH

CONN HEADER 80POS W/POSTS SMD  
 FX11LA-80P/8-SV(71) -> mezzanine

CONN RECEPT 80POS W/POSTS SMD  
 FX11LA-80S/8-SV(71) -> motherboard



07/14/2018. PRELIMINARY prototype release for review. Not manufactured yet.

**SkuTek Instrumentation**  
 150 Lucius Gordon Drive, Ste. 209  
 West Henrietta, NY 14586 - 9687  
 http://www.skutek.com

(c) 2018 by SkuTek Instrumentation. All rights reserved.

Page Contents  
 High density Hirose connectors

Size A	Document Number A - RiskFive Artix Bone With ZBT Memory	Rev 0
--------	---	-------

Date: Friday, July 20, 2018 Sheet 11 of 29

# SOUTH header

FTDI cable with 450mA +5V power  
 USB --> JTAG, UART  
 FTDI part C232HD-EDHSP-0

DOWN  
outside  
brd

UP inside brd


I2C  
UART

Bank 14

Bank 15

Bank 15



Bank 16



07/14/2018. PRELIMINARY  
 prototype release for review.  
 Not manufactured yet.

CONN HEADER 80POS W/POSTS SMD  
 FX11LA-80P/8-SV(71) -> daughter card

CONN RECEIPT 80POS W/POSTS SMD  
 FX11LA-80S/8-SV(71) -> motherboard



**SkuTek Instrumentation**  
 150 Lucius Gordon Drive, Ste. 209  
 West Henrietta, NY 14586 - 9687  
 http://www.skutek.com

(c) 2018 by SkuTek Instrumentation.  
 All rights reserved.

Page Contents  
 High density Hirose connectors

Size A	Document Number A - RiskFive Artix Bone With ZBT Memory	Rev 0
--------	--	-------


Date: Friday, July 20, 2018      Sheet 12 of 29

# I2C Expander and I2C temp sensor

Status LED's  
Active LOW



There were not enough pins to connect the LEDs directly to the FPGA

Expander slave address 0111 a2 a1 a0 (R/W#)  
Push-pull output structure on P0..P7.  
Max freq 400 kHz



MDIO is too fast to be used here

The temp sensor is meant for measuring the temperature and also for I2C development. It is less expensive than the ADT7420 from Chu's book.



These three are connected to S.Hirose. They can be used as chip select pins on the motherboard. The pullups provide a well defined HIGH default.

## 0603 up

LTST-C190TGKT	grn bright
LTST-C190RGKT	grn dim
LTST-C190KSKT	yellow
LTST-C190KPKT	orange
LTST-C190KRKT	red
LTST-C190KAKT	red
LTST-C190TBKT	blue

## 0402 up

APHHS1005CGCK	grn	40 mcd
APHHS1005SYCK	yllw	150 mcd
APHHS1005SECK	orng	150 mcd
APHHS1005SURCK	red	70 mcd
APHHS1005QBC/D	blue	60 mcd

07/14/2018. PRELIMINARY  
prototype release for review.  
Not manufactured yet.



Group 99

## SkuTek Instrumentation

150 Lucius Gordon Drive, Ste. 209 West Henrietta, NY 14586 - 9687  
http://www.skutek.com

(c) 2018 by SkuTek Instrumentation. All rights reserved.


### Page Contents

Diagnostic LEDs

Size	Document Number	Rev
A	A - RiskFive Artix Bone With ZBT Memory	1
Date:	Friday, July 20, 2018	Sheet 13 of 29

# MAC ID EEPROM 400 kHz

MDIO is too fast to be used here



24AA02E48T-I/OT

WP pin is n.c. in this part

MAC ID EEPROM on I2C0  
Plastic SOT-23, 5-lead  
Address = 1010 000

07/14/2018. PRELIMINARY  
prototype release for review.  
Not manufactured yet.

(c) 2015-2016 by SkuTek Instrumentation. All rights reserved.

## SkuTek Instrumentation

150 Lucius Gordon Drive, Ste. 209  
West Henrietta, NY 14586 - 9687  
<http://www.skutek.com>


Page Contents

MAC ID EEPROM

Size A	Document Number A - RiskFive Artix Bone With ZBT Memory	Rev 1
Date: Friday, July 20, 2018		Sheet 14 of 29




# 1.00V for Vccint



Ferrites 0603 high current rating

Current	R(mohms_DC)	R(100MHz)
2.5A	50	120
2.0A	50	220
2.0A	100	300
1.5A	80	300
1.0A	200	600

SN74aup1G125DCK  
 SN74aup1G34DCK  
 Non-Inverter  
 SN74aup1G125DCK



SC-70 with 5 pins;  
 push-pull

07/14/2018. PRELIMINARY  
 prototype release for review.  
 Not manufactured yet.

TPS82084 2A NanoModule  
 $V_{out} = 0.8V * (1 + R1/R2)$   
 $R1 = (1.25 * V_o - 1) * R2$

Need five positive voltages.  
 1.35V or 1.5V for DDR3L  
 1.8\_D for FPGA & HDMI  
 1.0V\_D for FPGA  
 3.3V\_D for logic  
 Variable Vcco

TPS82084T and TPS82084R are the same part.  
 Footprint TPS82084\_NANO\_MODULE

TPS82084SIL	\$3.11	2 A *
TPS82085SIL	\$4.05	3 A *

Vout = 1.00V	-->	R1 = 25.00k
Vout = 1.20V	-->	R1 = 50.00k
Vout = 1.35V	-->	R1 = 68.75k
Vout = 1.50V	-->	R1 = 87.50k
Vout = 1.80V	-->	R1 = 125.0k
Vout = 2.50V	-->	R1 = 212.5k
Vout = 3.30V	-->	R1 = 312.5k
Assuming R2 = 100k		

## SkuTek Instrumentation

150 Lucius Gordon Drive, Ste. 209  
 West Henrietta, NY 14586 - 9687  
<http://www.skutek.com>

(c) 2018 by SkuTek Instrumentation.  
 All rights reserved.


Page Contents  
 +1.35V DC/DC generator for DDR3L

Size	Document Number	Rev
A	A - RiskFive Artix Bone With ZBT Memory	0

Date: Friday, July 20, 2018 Sheet 15 of 29


# 1.8V for FPGA VccAUX and for the external chips

This voltage is also delivered on an upper-right mounting hole.



SN74aup1G125DCK  
SN74aup1G34DCK  
Non-Inverter  
SN74aup1G125DCK

PG = LOW = power bad --> dark  
PG = HIGH = power good --> glow



SC-70 with 5 pins;  
push-pull

07/14/2018. PRELIMINARY  
prototype release for review.  
Not manufactured yet.

TPS82084 2A NanoModule  
 $V_{out} = 0.8V * (1 + R1/R2)$   
 $R1 = (1.25 * V_o - 1) * R2$

Vout = 1.00V -->	R1 = 25.00k
Vout = 1.20V -->	R1 = 50.00k
Vout = 1.35V -->	R1 = 68.75k
Vout = 1.50V -->	R1 = 87.50k
Vout = 1.77V -->	R1 = 121.0k
Vout = 1.80V -->	R1 = 125.0k
Vout = 2.50V -->	R1 = 212.5k
Vout = 3.30V -->	R1 = 312.5k

Assuming R2 = 100k

Need five positive voltages.  
1.35V or 1.5V for DDR3L  
1.8\_D for FPGA & HDMI  
1.0V\_D for FPGA  
3.3V\_D for logic  
Variable Vcco

TPS82084T and TPS82084R are the same part.  
Footprint TPS82084\_NANO\_MODULE

TPS82084SIL	\$3.11	2 A *
TPS82085SIL	\$4.05	3 A *

## SkuTek Instrumentation

150 Lucius Gordon Drive, Ste. 209  
West Henrietta, NY 14586 - 9687  
<http://www.skutek.com>

(c) 2018 by SkuTek Instrumentation.  
All rights reserved.

### Page Contents


+1.8V DC/DC generator for VccAUX, HDMI chip, and for the motherboard

Size	Document Number	Rev
A	A - RiskFive Artix Bone With ZBT Memory	0

Date: Friday, July 20, 2018 Sheet 16 of 29




Either 3.3V or 2.5V for ZBT chips and banks 34, 35.  
 Use 2.5V if the banks use LVDS, and also change  
 the ZBT chip.



Ferrites 0603 high current rating

Current	R(mohms_DC)	R(100MHz)
2.5A	50	120
2.0A	50	220
2.0A	100	300
1.5A	80	300
1.0A	200	600

SN74aup1G125DCK  
 SN74aup1G34DCK  
 Non-Inverter  
 SN74aup1G125DCK



SC-70 with 5 pins;  
 push-pull

TPS82084 2A NanoModule  
 $V_{out} = 0.8V \cdot (1 + R1/R2)$   
 $R1 = (1.25 \cdot V_o - 1) \cdot R2$

$V_{out} = 1.00V$	-->	$R1 = 25.00k$
$V_{out} = 1.20V$	-->	$R1 = 50.00k$
$V_{out} = 1.35V$	-->	$R1 = 68.75k$
$V_{out} = 1.50V$	-->	$R1 = 86.6 k$
$V_{out} = 1.80V$	-->	$R1 = 125.0k$
$V_{out} = 2.50V$	-->	$R1 = 212.5k$
$V_{out} = 3.30V$	-->	$R1 = 312.5k$

Assuming  $R2 = 100k$

TPS82084T and TPS82084R are the same part.  
 Footprint TPS82084\_NANO\_MODULE

TPS82084SIL	\$3.11	2 A *
TPS82085SIL	\$4.05	3 A *

07/14/2018. PRELIMINARY  
 prototype release for review.  
 Not manufactured yet.

### SkuTek Instrumentation

150 Lucius Gordon Drive, Ste. 209  
 West Henrietta, NY 14586 - 9687  
<http://www.skutek.com>

(c) 2018 by SkuTek Instrumentation.  
 All rights reserved.



#### Page Contents

+1.35V DC/DC generator for DDR3L

Size	Document Number	Rev
A	A - RiskFive Artix Bone With ZBT Memory	0

Date: Friday, July 20, 2018      Sheet 17 of 29

# 3.3V for all on-board circuits.




Ferrites 0603 high current rating

Current	R(mohms_DC)	R(100MHz)
2.5A	50	120
2.0A	50	220
2.0A	100	300
1.5A	80	300
1.0A	200	600

Power is enabled with pullup. Connect this to an on-off switch on the motherboard.

## 3.3V POWER LED



TPS82084 2A NanoModule  
 $V_{out} = 0.8V * (1 + R1/R2)$   
 $R1 = (1.25 * V_o - 1) * R2$

Need five positive voltages.  
 1.35V or 1.5V for DDR3L  
 1.8\_D for FPGA & HDMI  
 1.0V\_D for FPGA  
 3.3V\_D for logic  
 Variable Vcco

$V_{out} = 1.00V$	-->	$R1 = 25.00k$
$V_{out} = 1.20V$	-->	$R1 = 50.00k$
$V_{out} = 1.35V$	-->	$R1 = 68.75k$
$V_{out} = 1.50V$	-->	$R1 = 87.50k$
$V_{out} = 1.80V$	-->	$R1 = 125.0k$
$V_{out} = 2.50V$	-->	$R1 = 212.5k$
$V_{out} = 3.30V$	-->	$R1 = 312.5k$

Assuming  $R2 = 100k$

TPS82084T and TPS82084R are the same part.  
 Footprint TPS82084\_NANO\_MODULE

TPS82084SIL	\$3.11	2 A *
TPS82085SIL	\$4.05	3 A *

07/14/2018. PRELIMINARY prototype release for review. Not manufactured yet.

**SkuTek Instrumentation**  
 150 Lucius Gordon Drive, Ste. 209  
 West Henrietta, NY 14586 - 9687  
<http://www.skutek.com>

(c) 2018 by SkuTek Instrumentation. All rights reserved.

Page Contents  
 +3.3V DC/DC generator for most of the board

Size	Document Number	Rev
A	A - RiskFive Artix Bone With ZBT Memory	0


Date: Friday, July 20, 2018      Sheet 18 of 29

Need five positive voltages.  
 1.35V or 1.5V for DDR3L  
 1.8\_D for FPGA & HDMI  
 1.0V\_D for FPGA  
 3.3V\_D for logic  
 Variable Vcco

# Variable Vcco for South Hirose banks 15, 16

When all switches are OFF --> select 3.3V For fixed voltage install one of these  
 Other voltages selected with switches zero-ohm and do not install the switch.

Vcco DIP switch  
 All can be open



Proper R are achieved with parallel combinations with the default 3.3V resistor

SWITCH DIP HALF PITCH x POS  
 218-xLPST (CT218xLPST-ND)  
 Manufacturer: CTS.  
 Footprint DIP\_SWITCH\_x/1.27MM  
 x = 4 or 6 (3 & 5 not avail).

- 1.20V -- 60.4k RC0402FR-0760K4L
- 1.50V -- 121k RC0402FR-07121KL
- 1.80V -- 210k RC0402FR-07210KL
- 2.50V -- 681k RC0402FR-07681KL
- All OFF --> default 3.3V
- 3.30V -- 309k RC0402FR-07309KL

- 1.2V --> 1/x = 1/50.00 - 1/309 --> x = 59.7 --> R=60.4k
- 1.5V --> 1/x = 1/87.50 - 1/309 --> x = 122.1 --> R=121k
- 1.8V --> 1/x = 1/125.0 - 1/309 --> x = 209.9 --> R=210k
- 2.5V --> 1/x = 1/212.5 - 1/309 --> x = 680.4 --> R=681k

- Vout = 1.00V --> R1 = 25.00k
- Vout = 1.20V --> R1 = 50.00k
- Vout = 1.35V --> R1 = 68.75k
- Vout = 1.50V --> R1 = 87.50k
- Vout = 1.80V --> R1 = 125.0k
- Vout = 2.50V --> R1 = 212.5k
- Vout = 3.30V --> R1 = 312.5k


Assuming R2 = 100k  
 Use DIP switch

TPS82084 2A NanoModule  
 $V_{out} = 0.8V * (1 + R1/R2)$   
 $R1 = (1.25 * V_o - 1) * R2$

TPS82084T and TPS82084R are the same part.  
 Footprint TPS82084\_NANO\_MODULE

TPS82084SIL	\$3.11	2 A *
TPS82085SIL	\$4.05	3 A *

SN74aup1G125DCK  
 SN74aup1G34DCK  
 Non-Inverter



Vcco POWER LED

07/14/2018. PRELIMINARY  
 prototype release for review.  
 Not manufactured yet.

## SkuTek Instrumentation

150 Lucius Gordon Drive, Ste. 209  
 West Henrietta, NY 14586 - 9687  
<http://www.skutek.com>


(c) 2018 by SkuTek Instrumentation.  
 All rights reserved.

Page Contents


Variable Vcco for South Hirose banks 15, 16

Size	Document Number	Rev
A	A - RiskFive Artix Bone With ZBT Memory	0
Date:	Friday, July 20, 2018	Sheet 19 of 29


# Power network names and power entry




Powered mounting holes



Two banks with variable Vcco 1.2V to 3.3V




Board sketch



The board is powered with the lower-right mounting hole. Three other mounting holes are power outputs.

Hirose shields are ground.



07/14/2018. PRELIMINARY prototype release for review. Not manufactured yet.

## SkuTek Instrumentation

150 Lucius Gordon Drive, Ste. 209  
West Henrietta, NY 14586 - 9687  
<http://www.skutek.com>

(c) 2018 by SkuTek Instrumentation.  
All rights reserved.




### Page Contents

Power network names and power entry

Size	Document Number	Rev
A	A - RiskFive Artix Bone With ZBT Memory	0
Date:	Friday, July 20, 2018	Sheet 20 of 29

# ZBT SRAM 1024k \* 36 bits

Manufacturer Part Number  
 IS61NLP102418B  
 SRAM 18 MBIT  
 200MHZ 165 BGA  
 706-1388-ND \$19.31/ea  
 D-K: 103 on 03/01/2018



07/14/2018. PRELIMINARY  
 prototype release for review.  
 Not manufactured yet.

Group 30

<b>SkuTek Instrumentation</b> 150 Lucius Gordon Drive, Ste. 209 West Henrietta, NY 14586 - 9687 <a href="http://www.skutek.com">http://www.skutek.com</a>			(c) 2018 by SkuTek Instrumentation. All rights reserved.
Page Contents ZBT SRAM			
Size	Document Number	Rev	
A	A - RiskFive Artix Bone With ZBT Memory	0	
Date:	Friday, July 20, 2018	Sheet	21 of 29




ZBT SRAM 1024k \* 36 bits  
Footprint X\_BGA165\_1mm

Manufacturer Part Number  
IS61NLP102418B  
SRAM 18 MBIT  
200MHZ 165 BGA  
706-1388-ND \$19.31/ea  
D-K: 103 on 03/01/2018




59 wires

Byte Write Enable





ZBT\_OE# is not connected


All IOs on this page are from the 3.3V banks.



Linear Burst Order LBO is static. Must not change. Choose HIGH or LOW according to the Data Sheet.



The parity bits are not used.



07/14/2018. PRELIMINARY prototype release for review. Not manufactured yet.

SkuTek Instrumentation  
150 Lucius Gordon Drive, Ste. 209  
West Henrietta, NY 14586 - 9687  
http://www.skutek.com

(c) 2016-2017 by SkuTek Instrumentation. All rights reserved.

Page Contents

ZBT SRAM

Size A	Document Number A - RiskFive Artix Bone With ZBT Memory	Rev 0
Date: Friday, July 20, 2018	Sheet 22	of 29

Group 30

