





# Artix configuration pins

APHHS1005CGCK grn 40 mcd  
 APHHS1005SYCK yllw 150 mcd  
 APHHS1005SECK orng 150 mcd  
 APHHS1005SURCK red 70 mcd  
 APHHS1005QBC/D blue 60 mcd

LED is not a good pullup, so we need another one in parallel.



- XC7A15T-1CSG324C \$32
- XC7A15T-2CSG324C \$37
- XC7A15T-3CSG324E \$49
- XC7A35T-1CSG324C \$43
- XC7A35T-2CSG324C \$49
- XC7A35T-3CSG324E \$65
- XC7A100T-1CSG324C \$126
- XC7A100T-2CSG324C \$134
- XC7A100T-3CSG324E \$177



01/16/2018. PRELIMINARY prototype release for review. Not manufactured yet.

**SkuTek Instrumentation**  
 150 Lucius Gordon Drive, Ste. 103  
 West Henrietta, NY 14586 - 9687  
 http://www.skutek.com

(c) 2018 by SkuTek Instrumentation. All rights reserved.

Page Contents  
 Artix configuration pins

Size A	Document Number RiskFive Artix Bone	Rev 0
-----------	--	----------

Date: Tuesday, January 16, 2018 Sheet 2 of 29



# Artix Bank 14

50 I/O per bank

Must be the same as Bank 0.  
Use the same Vcc as flash.

This bank contains some configuration pins.

U11-2



01/16/2018. PRELIMINARY  
prototype release for review.  
Not manufactured yet.

XC7A15T-2CSG324C

XC7A15T-2CSG324C  
BGA\_18X18\_0.8MM\_CENTERED




**SkuTek Instrumentation** (c) 2017 by SkuTek Instrumentation.  
150 Lucius Gordon Drive, Ste. 209 All rights reserved.  
West Henrietta, NY 14586 - 9687  
<http://www.skutek.com>

Page Contents		
Artix bank 14		
Size	Document Number	Rev
A	RiskFive Artix Bone	0
Date:	Tuesday, January 16, 2018	Sheet 3 of 29


# Artix Bank 34

Video and North Hirose. All video signals except audio and I2C are also connected to Hirose.

50 I/O per bank  
 Video=28 wires  
 RGMII=16 wires  
 LVDS requires 2.5V



## MAC ID



24AA02E48T-I/OT  
 WP pin is n.c. in this part  
 MAC ID EEPROM on I2C0  
 Plastic SOT-23, 5-lead  
 Address = 1010 000

01/16/2018. PRELIMINARY  
 prototype release for review.  
 Not manufactured yet.

**SkuTek Instrumentation**  
 150 Lucius Gordon Drive, Ste. 209  
 West Henrietta, NY 14586 - 9687  
<http://www.skutek.com>

(c) 2018 by SkuTek Instrumentation.  
 All rights reserved.

Page Contents  
 Artix bank 34

Size A	Document Number RiskFive Artix Bone	Rev 0
-----------	--	----------

Date: Tuesday, January 16, 2018 Sheet 4 of 29

**XC7A15T-2CSG324C**  
 BGA\_18X18\_0.8MM\_CENTERED



# Artix DDR3 Bank 35

50 I/O per bank

The memory controller firmware can be similar to Open Cores  
<http://opencores.org/project,wb2axip>

The DDR3 memory controller takes about 9k flip-flops. The impact on the FPGA occupancy needs be evaluated before committing the board to production.

RESET# can be in another Bank!

UG586, p.181. System Clock must be in the same column. It means Bank 34 or 35.


Vref and System Clock are the optimizations to reach the high data rate up to 800 MHz (1600 MB/s). Artix cannot do it anyway. Vref is not necessary.

Internal VREF can only be used for data rates of 800 Mb/s or below, which is the case with Artix.


- The RESET\_N signal is not terminated. This signal should be pulled down during memory initialization with a 4.7 kohm resistor connected to GND.

4Gb part is not using A15 in x16 mode. It only uses [14:0].  
 2Gb part is not using A14 in x16 mode. It only uses [13:0].

- Pins can be freely swapped within each byte group (data and address/control), except for the DQS pair which must be on a clock-capable DQS pair and the CK which must be on a p-n pair.
- Byte groups (data and address/control) can be freely swapped with each other.
- Pins in the address/control byte groups can be freely swapped within and between their byte groups.
- No other pin swapping is permitted.



1.35V or 1.50V +Vdds\_DDR  
 1.5V DDR\_CSN can be on IO\_0 because Addresses are on adjacent group T0; AND CK is output from T0



CLK are output to DDR3

IO\_L19P\_35 G6 (Bank 35) Net\_CS#

Data[15:8]

Data[7:0]

XC7A15T-2CSG324C

XC7A15T-2CSG324C  
 BGA\_18X18\_0.8MM\_CENTERED

01/16/2018. PRELIMINARY prototype release for review. Not manufactured yet.


**SkuTek Instrumentation**  
 150 Lucius Gordon Drive, Ste. 209  
 West Henrietta, NY 14586 - 9687  
<http://www.skutek.com>

(c) 2018 by SkuTek Instrumentation. All rights reserved.

Page Contents  
 Artix DDR3 Bank 35

Size	Document Number	Rev
Custom	RiskFive Artix Bone	0

Date: Tuesday, January 16, 2018 Sheet 5 of 29




# Artix Banks 15 and 16

60 pins in total

These banks do not contain configuration pins.

+Vcco\_bank15 LVDS requires using 2.5V


U11-3



xc7a35T CSG324 3/11

XC7A15T-2CSG324C

+Vcco\_bank16 U11-4



xc7a35T CSG324 4/11

XC7A15T-2CSG324C

### UART

- D18 Tx
- D12 Rx
- D13 RTS#
- D14 CTS#
- C14 extra

01/16/2018. PRELIMINARY  
prototype release for review.  
Not manufactured yet.

XC7A15T-2CSG324C  
BGA\_18X18\_0.8MM\_CENTERED



### SkuTek Instrumentation

150 Lucius Gordon Drive, Ste. 103  
West Henrietta, NY 14586 - 9687  
<http://www.skutek.com>

(c) 2018 by SkuTek Instrumentation.  
All rights reserved.

### Page Contents



Artix banks 15, 16

Size A	Document Number RiskFive Artix Bone	Rev 0
Date: Tuesday, January 16, 2018	Sheet 6	of 29



# Artix configuration SPI flash and Solid State Disk

Two possible use cases:  
 1) Dual boot.  
 2) Boot and SSD.

SPI CLK is the same pin as Configuration CCLK. It can be used after configuration via STARTUP2 "primitive" described in UG470 v1.8 page 94. On this board I also routed pin L16 (L6P\_EMCCCLK) to the same CCLK. The "primitive" is not necessary.



Compatible 8x6 parts  
 SO-8 W25Q128JVSI  
 WSON W25Q128JVEI



01/16/2018. PRELIMINARY  
 prototype release for review.  
 Not manufactured yet.

## SkuTek Instrumentation

150 Lucius Gordon Drive, Ste. 103  
 West Henrietta, NY 14586 - 9687  
<http://www.skutek.com>

(c) 2018 by SkuTek Instrumentation.  
 All rights reserved.









Page Contents  
 SPI configuration flash

Size A	Document Number RiskFive Artix Bone	Rev 0
-----------	--	----------

Date: Tuesday, January 16, 2018 Sheet 7 of 29



# FPGA power filtering



01/16/2018. PRELIMINARY  
prototype release for review.  
Not manufactured yet.



## SkuTek Instrumentation

150 Lucius Gordon Drive, Ste. 209  
West Henrietta, NY 14586 - 9687  
<http://www.skutek.com>

(c) 2018 by SkuTek Instrumentation.  
All rights reserved.

Page Contents  
FPGA decoupling

Size A	Document Number RiskFive Artix Bone	Rev 0
-----------	--	----------

Date: Tuesday, January 16, 2018 Sheet 8 of 29




# Artix xADC

Powering and using xADC: see UG480 (v1.6.1) p. 77.


P.14: xADC internal schematics and on-die sensors.

P.15: How to connect xADC pins.




**XC7A15T-2CSG324C**  
BGA\_18X18\_0.8MM\_CENTERED

# Artix GND, VccAUX, VccBRAM, and Vccint



# Artix JTAG



01/16/2018. PRELIMINARY  
prototype release for review.  
Not manufactured yet.

(c) 2018 by SkuTek Instrumentation. All rights reserved.

## SkuTek Instrumentation

150 Lucius Gordon Drive, Ste. 103  
West Henrietta, NY 14586 - 9687  
<http://www.skutek.com>


### Page Contents

Artix JTAG, xADC, GND, VccAUX, VccBRAM, and Vccint

Size A	Document Number RiskFive Artix Bone	Rev 0
-----------	--	----------

Date: Tuesday, January 16, 2018 Sheet 9 of 29

# System clock 100 MHz



01/16/2018. PRELIMINARY  
 prototype release for review.  
 Not manufactured yet.

**SkuTek Instrumentation**  
 150 Lucius Gordon Drive, Ste. 209  
 West Henrietta, NY 14586 - 9687  
<http://www.skutek.com>

(c) 2018 by SkuTek Instrumentation.  
 All rights reserved.

Page Contents  
 System clock 100 MHz

Size A	Document Number RiskFive Artix Bone	Rev 0
-----------	--	----------

Date: Tuesday, January 16, 2018 Sheet 10 of 29



# DDR3 memory design with Artix-7

## ug586\_7Series\_MIS.PDF V 2.0 (2014)

P.181: DDR3 SDRAM. This section describes guidelines for DDR3 SDRAM designs, including bank selection, pin allocation, pin assignments, termination, I/O standards, and trace lengths.

Four DQS byte groups are available in each 50-pin bank. Each byte group consists of a clock-capable I/O pair for the DQS and 10 associated I/Os.

Several times in this document byte groups are referenced for address and control as well, this refers to the 12 associated groups. In a typical DDR3 data bus configuration, eight of these 10 I/Os are used for the DQs, one is used for the data mask (DM), and one is left over for other signals in the memory interface.

- The system clock input must be in the same column as the memory interface. The system clock input is recommended to be in the address/control bank, when possible.
- CK must be connected to a p-n pair in one of the control byte groups. Any p-n pair in the group is acceptable, including SRCC, MRCC, and DQS pins.
- DQS signals for a byte group must be connected to a designated DQS pair in the bank due to the dedicated strobe connections for DDR2 and DDR3 SDRAM. For more information, see 7 Series FPGAs Clocking Resources User Guide (UG472) [Ref 9].
- DQ and DM (if used) signals must be connected to the byte group pins associated with the corresponding DQS.
- The non-byte groups pins (that is, top/bottom most pins in HR banks ["single-ended", I think] can be used for an address/control pin, if the following conditions are met:
  - The adjacent byte group (T0/T3) is used as an address/control byte group.
  - An unused pin exists in the adjacent byte group (T0/T3) or the CK output is contained in the adjacent byte group.
- Control (RAS\_N, CAS\_N, WE\_N, CS\_N, CKE, ODT) and address lines must be connected to byte groups not used for the data byte groups.
- RESET\_N can be connected to any available pin within the device, as long as timing is met and an appropriate I/O voltage standard is used. The GUI restricts this pin to the banks used for the interface to help with timing, but this is not a requirement.

## Voltage reference Vref

Internal VREF can only be used for data rates of 800 Mb/s or below.

External VREF must track the midpoint of the VDD supplied to the DRAM and ground, done with resistive divider. VREF traces need to have a larger than the minimum spacing to reduce coupling from other intrusive signals.

## Termination

Termination resistors are not needed because the memory chip has on-die termination (ODT) on data lines. Address lines are not terminated. From Micron Data Sheet:

On-die termination: ODT enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied to each of the following balls: DQ[15:0], LDQS, LDQS#, UDQS, UDQS#, LDM, and UDM for the x16. ... ODT is referenced to VREFCA.

DDR3 Layout CLK DQS Skew [https://forums.xilinx.com/xlnx/board/crawl\\_message?board.id=MIG&message.id=9618](https://forums.xilinx.com/xlnx/board/crawl_message?board.id=MIG&message.id=9618)

The specified delay (skew) range is only taking into account package and board-level delays. Anything within the FPGA is already factored in to these numbers. CLK phase does not change. It runs continuously. DQS is used by the FPGA as a training pattern to determine the internal relationship between the continuous clock and the received data edges. 150ps to 1600ps of delay represents the range which the calibration circuitry can compensate for.

CK/CK# signals must arrive at each memory device after the DQS/DQS# signals. The skew allowed between CK/CK# and DQS/DQS# must be bounded between 0 and 1,600 ps. The recommended skew between CK/CK# and DQS/DQS# is 150 ps to 1,600 ps for components / UDIMMs and for RDIMMs it is 450 ps to 750 ps.

## Page 183. Pin Swapping.

- Pins can be freely swapped within each byte group (data and address/control), except for the DQS pair which must be on a clock-capable DQS pair and the CK which must be on a p-n pair.
- Byte groups (data and address/control) can be freely swapped with each other.
- Pins in the address/control byte groups can be freely swapped within and between their byte groups.
- No other pin swapping is permitted.

## Page 183. System Clock, PLL and MMCM Locations, and Constraints.

The PLL and MMCM are required to be in the bank that supplies the clock to the memory. The system clock input is also strongly recommended to be in this bank. The exception is a 16-bit interface in a single bank where there might not be pins available for the clock input. In this case, the clock input needs to come from an adjacent bank through the frequency backbone to the PLL. The system clock input to the PLL must come from clock capable I/O.

The system clock input can only be used for an interface in the same column.

Unused outputs from the PLL can be used as clock outputs. Only the settings for these outputs can be changed. Settings related to the overall PLL behavior and the used outputs must not be disturbed.

A PLL cannot be shared among interfaces. See Clocking Architecture, page 109 for information on allowed PLL parameters.

## VCCAUX\_IO

VCCAUX\_IO has two values that can be set to 1.8V or 2.0V depending on memory performance. VCCAUX\_IO might need to be its own supply that can be adjusted. For performance information, see the 7 Series FPGAs Data Sheets [Ref 12]. For more information on VCCAUX\_IO, see 7 Series SelectIO™ Resources User Guide (UG471) [Ref 1], "VCCAUX\_IO" section.


## Which FPGA device?

The DDR3 memory controller takes about 9k flip-flops. The impact on the design occupancy needs to be evaluated before committing the board to production. The smallest 15T device may be too small to fit the memory controller, CPU, video controller, and other logic.

(c) 2018 by SkuTek Instrumentation. All rights reserved.

SkuTek Instrumentation		
150 Lucius Gordon Drive, Ste. 103 West Henrietta, NY 14586 - 9687 <a href="http://www.skutek.com">http://www.skutek.com</a>		
Page Contents DDR3 Design with Artix-7		
Size	Document Number	Rev
CustomRiskFive	Artix Bone	0
Date:	Tuesday, January 16, 2018	Sheet 11 of 29

01/16/2018. PRELIMINARY  
prototype release for review.  
Not manufactured yet.



The RESET\_N signal is not terminated. This signal should be pulled down during memory initialization with a 4.7 kohm resistor connected to GND.

01/16/2018. PRELIMINARY prototype release for review. Not manufactured yet.

(c) 2018 by SkuTek Instrumentation. All rights reserved.

**SkuTek Instrumentation**  
 150 Lucius Gordon Drive, Ste. 103  
 West Henrietta, NY 14586 - 9687  
<http://www.skutek.com>

Page Contents  
 DDR3 memory


Size Custom	Document Number RiskFive Artix Bone	Rev 0
Date: Tuesday, January 16, 2018	Sheet 12 of 29	

There are several memory chips starting with AS4C128M16D3L

# Diagnostic LEDs

There were not enough pins to connect the LEDs directly to the FPGA



I2C address bits (Table 1)  
 H L L L L L H R/W  
 1 0 0 0 0 1 R/W  
 65 (dec); 0x41 (hex)



PCA9536DP, 118 NXP  
 PCA9536DGKR TI  
 SOG.65M/8/WG4.90/L3.00

## Status LED's

Footprint 0402\_CA  
 0402 straight up



01/16/2018. PRELIMINARY  
 prototype release for review.  
 Not manufactured yet.

(c) 2015-2016 by SkuTek Instrumentation. All rights reserved.

### 0603 up

### 0402 up

LTST-C190TGKT	grn bright	APHHS1005CGCK	grn	40	mcd
LTST-C190KGKT	grn dim	APHHS1005SYCK	yllw	150	mcd
LTST-C190KSKT	yellow	APHHS1005SECK	ornng	150	mcd
LTST-C190KFKT	orange	APHHS1005SURCK	red	70	mcd
LTST-C190KRKT	red	APHHS1005QBC/D	blue	60	mcd
LTST-C190KAKT	red				
LTST-C190TBKT	blue				



### SkuTek Instrumentation




150 Lucius Gordon Drive, Ste. 103  
 West Henrietta, NY 14586 - 9687  
<http://www.skutek.com>

#### Page Contents




Diagnostic LEDs

Size A	Document Number RiskFive Artix Bone	Rev 1
Date: Tuesday, January 16, 2018	Sheet 13	of 29

# Gigabit PHY



TX\_CLK = in, 125/25/2.5 MHz ref clock.  
 Tx\_EN = in, Tx control  
 RxCLK = out 125/25/2.5 MHz ref clk.  
 Rx\_CTRL = out Rx control  
 RGMII + MDIO = 16 wires





Mirrored; D.S. page 35  
 A . D 0 -> 3  
 B . C 1 -> 2  
 C . B 2 -> 1  
 D . A 3 -> 0

01/16/2018. PRELIMINARY prototype release for review. Not manufactured yet.


Center tap to AVdd not required. Internal on-chip termination provided on Media Dependent Interface (i.e., magnetics).

PTP stamps are on GPIO pins D.S. Page 88.



Mode	Rhi	Rlo (p.36)
1	open	open
2	10.0k	2.49k
3	5.76k	2.49k
4	2.49k	open

PHY configuration using strap resistors.  
 Rx\_D0, D2: Mode 1 --> addr = 0  
 Rx\_CTRL: Mode 3 --> auto negotiate.  
 LED0: Mode 1 --> RGMII w/o mirror.  
 LED0: Mode 3 --> RGMII with mirror.



## Skutek Instrumentation

150 Lucius Gordon Drive, Ste. 103  
 West Henrietta, NY 14586 - 9687  
 http://www.skutek.com



Page Contents GbE PHY (c) 2018 by Skutek Instrumentation. All rights reserved.

Size Custom	Document Number RiskFive Artix Bone	Rev 0
Date: Tuesday, January 16, 2018	Sheet 14 of 29	


# Texas Instruments PHY

In addition to usual PHY duties, the PHY is supposed to:

1. Recover the 125 MHz clock from Synchronous Ethernet.
2. Present the 125 MHz clock to the Ethernet MAC.
3. Present this clock to the Hirose connector.
4. Provide PTP services, if we manage to devise the PTP driver. Otherwise the PTP will be ignored. Note that external pulse stamping is not provided by this PHY. Pulse-per-second is not provided, either.
5. The PHY makes its own 1.8V voltage rail w/o decoupling.
6. PHY RGMII is powered with 3.3V to comply with the CPU.



Group 97



01/16/2018. PRELIMINARY  
prototype release for review.  
Not manufactured yet.

0603  
10 uF C1608X5R1A106K

0402  
10 nF TMK105B7103KV-F  
0.1uF C1005X5R1E104K, M  
1uF C1005X5R1A105K or M CAP CER 0.1UF 16V 10% X5R 0201  
4.7uF CL05A475MP5NRNC C0603X5R1C104K030BC TDK




(c) 2018 by SkuTek Instrumentation. All rights reserved.

<b>SkuTek Instrumentation</b>		
150 Lucius Gordon Drive, Ste. 103 West Henrietta, NY 14586 - 9687 <a href="http://www.skutek.com">http://www.skutek.com</a>		
Page Contents GbE PHY decoupling		
Size A	Document Number RiskFive Artix Bone	Rev 0
Date:	Tuesday, January 16, 2018	Sheet 15 of 29

# LCD to HDMI converter

Inputs can withstand 3.3V, but not 5V

Without HDCP  
U6 TDA19988BHN/C1



Audio connections are LOCAL  
Not pinned to Hirose

Data sheet p.27: In both Standby and Sleep modes, all video and audio pins are high-Z. Max power = 200 mW = 100 mA (p.38)

TDA19988 Mouser stock on Jan/25/15:  
TDA19988BHN/C1.557 \$5.20 (10 pc)  
TDA19988BHN/C1.551 \$5.20 (10 pc)

I2C slave address a6..a0  
HDMI core 11100 xx  
HDMI CEC 01101 xx

Y1  
20 mA  
+CLEAN\_1V8  
C34 0.1uF  
GND  
2  
0201  
3 OSC\_12MHz

12MHz  
Replacement for Fox F316R-12.000  
ECS-3225S18-120-FN-TR  
Digikey part XC2231CT-ND

3.2mm x 2.5mm  
Free running  
Needed for CEC  
Data Sheet p.31

D2  
IP4283CZ10

Footprint XSON10U; use flow-through routing. See data sheet page 4. Layout IP4283CZ10-TB\_ESD\_PROT

D1  
IP4283CZ10

01/16/2018. PRELIMINARY prototype release for review. Not manufactured yet.


(c) 2018 by SkuTek Instrumentation. All rights reserved.

SkuTek Instrumentation  
150 Lucius Gordon Drive, Ste. 103  
West Henrietta, NY 14586 - 9687  
http://www.skutek.com

Page Contents		
HDMI interface		
Size	Document Number	Rev
Custom	RiskFive Artix Bone	0
Date:	Tuesday, January 16, 2018	Sheet 16 of 29




# NORTH header



All RGB, pixel clock, V\_sync, and H\_sync pins can be used as GPIO when the HDMI chip is powered down


Software reset button. Must be programmed in embedded software. Needs a firmware debouncer.



01/16/2018. PRELIMINARY prototype release for review. Not manufactured yet.

CONN HEADER 80POS W/POSTS SMD  
FX11LA-80P/8-SV(71) -> mezzanine

CONN RECEIPT 80POS W/POSTS SMD  
FX11LA-80S/8-SV(71) -> motherboard



**SkuTek Instrumentation**  
150 Lucius Gordon Drive, Ste. 103  
West Henrietta, NY 14586 - 9687  
<http://www.skutek.com>

(c) 2018 by SkuTek Instrumentation.  
All rights reserved.

Page Contents  
High density Hirose connectors

Size A	Document Number RiskFive Artix Bone	Rev 0
-----------	--	----------


Date: Tuesday, January 16, 2018 Sheet 17 of 29

# SOUTH header


DOWN  
outside  
brd

J3A

UP inside brd




FTDI cable with 450mA +5V power  
USB --> JTAG, UART  
FTDI part C232HD-EDHSP-0




East

12 HEADER


West



UART pulldowns




01/16/2018. PRELIMINARY  
prototype release for review.  
Not manufactured yet.



CONN HEADER 80POS W/POSTS SMD  
FX11LA-80P/8-SV(71) -> mezzanine

CONN RECEIPT 80POS W/POSTS SMD  
FX11LA-80S/8-SV(71) -> motherboard



**SkuTek Instrumentation**  
150 Lucius Gordon Drive, Ste. 209  
West Henrietta, NY 14586 - 9687  
<http://www.skutek.com>

(c) 2018 by SkuTek Instrumentation.  
All rights reserved.


Page Contents  
High density Hirose connectors

Size A	Document Number RiskFive Artix Bone	Rev 0
-----------	--	----------

Date: Tuesday, January 16, 2018 Sheet 18 of 29

Footprint FX11L80/H/GP


# 1.00V for Vccint



Ferrites 0603 high current rating

Current	R(mohms_DC)	R(100MHz)
2.5A	50 120	MI0603M121R-10
2.0A	50 220	MI0603L221R-10
2.0A	100 300	MI0603L301R-10
1.5A	80 300	MI0603K300R-10
1.0A	200 600	MI0603J601R-10

SN74aup1G125DCK  
SN74aup1G34DCK  
Non-Inverter  
SN74aup1G125DCK



SC-70 with 5 pins;  
push-pull

01/16/2018. PRELIMINARY  
prototype release for review.  
Not manufactured yet.

TPS82084 2A NanoModule  
 $V_{out} = 0.8V * (1 + R1/R2)$   
 $R1 = (1.25 * V_o - 1) * R2$

Need five positive voltages.  
 1.35V or 1.5V for DDR3L  
 1.8\_D for FPGA & HDMI  
 1.0V\_D for FPGA  
 3.3V\_D for logic  
 Variable Vcco

TPS82084T and TPS82084R are the same part.  
 Footprint TPS82084\_NANO\_MODULE

LMZ10500SIL	\$2.11	650 mA
LMZ10501SIL	\$2.51	1 A
A different footprint:		
TPS82084SIL	\$3.11	2 A *
TPS82085SIL	\$4.05	3 A *

Vout = 1.00V	-->	R1 = 25.00k
Vout = 1.20V	-->	R1 = 50.00k
Vout = 1.35V	-->	R1 = 68.75k
Vout = 1.50V	-->	R1 = 87.50k
Vout = 1.80V	-->	R1 = 125.0k
Vout = 2.50V	-->	R1 = 212.5k
Vout = 3.30V	-->	R1 = 312.5k
Assuming R2 = 100k		

## SkuTek Instrumentation

150 Lucius Gordon Drive, Ste. 209  
 West Henrietta, NY 14586 - 9687  
<http://www.skutek.com>


(c) 2018 by SkuTek Instrumentation.  
 All rights reserved.

### Page Contents

+1.35V DC/DC generator for DDR3L

Size	Document Number	Rev
A	RiskFive Artix Bone	0

# 1.5V for the DDR3



Ferrites 0603 high current rating

Current	R(mohms_DC)	R(100MHz)
2.5A	50	120
2.0A	50	220
2.0A	100	300
1.5A	80	300
1.0A	200	600

SN74aup1G125DCK  
 SN74aup1G34DCK  
 Non-Inverter  
 SN74aup1G125DCK

## Vddr POWER LED

SC-70 with 5 pins;  
 push-pull

TPS82084 2A NanoModule  
 $V_{out} = 0.8V * (1 + R1/R2)$   
 $R1 = (1.25 * V_o - 1) * R2$

Need five positive voltages.  
 1.35V or 1.5V for DDR3L  
 1.8V\_D for FPGA & HDMI  
 1.0V\_D for FPGA  
 3.3V\_D for logic  
 Variable Vcco

TPS82084T and TPS82084R are the same part.  
 Footprint TPS82084\_NANO\_MODULE

LMZ10500SIL	\$2.11	650 mA
LMZ10501SIL	\$2.51	1 A
A different footprint:		
TPS82084SIL	\$3.11	2 A *
TPS82085SIL	\$4.05	3 A *

01/16/2018. PRELIMINARY  
 prototype release for review.  
 Not manufactured yet.

Vout = 1.00V	-->	R1 = 25.00k
Vout = 1.20V	-->	R1 = 50.00k
Vout = 1.35V	-->	R1 = 68.75k
Vout = 1.50V	-->	R1 = 87.50k
Vout = 1.80V	-->	R1 = 125.0k
Vout = 2.50V	-->	R1 = 212.5k
Vout = 3.30V	-->	R1 = 312.5k
Assuming R2 = 100k		

**SkuTek Instrumentation**  
 150 Lucius Gordon Drive, Ste. 209  
 West Henrietta, NY 14586 - 9687  
<http://www.skutek.com>

(c) 2018 by SkuTek Instrumentation.  
 All rights reserved.


Page Contents  
 +1.35V DC/DC generator for DDR3L

Size	Document Number	Rev
A	RiskFive Artix Bone	0

Date: Tuesday, January 16, 2018      Sheet 20 of 29

# 1.8V for FPGA VccAUX and for the HDMI chip

This voltage is also delivered on three North Hirose pins.



Ferrites 0603 high current rating  
Current R(mohms\_DC) R(100MHz)


2.5A	50	120	MI0603M121R-10
2.0A	50	220	MI0603L221R-10
2.0A	100	300	MI0603L301R-10
1.5A	80	300	MI0603K300R-10
1.0A	200	600	MI0603J601R-10

Power is enabled with pullup.  
Connect this to an on-off switch  
on the motherboard.

Footprint TPS82084\_NANO\_MODULE

SN74aup1G125DCK  
SN74aup1G34DCK  
Non-Inverter  
SN74aup1G125DCK

PG = LOW = power bad --> dark  
PG = HIGH = power good-->  
glow



## 1.8V POWER LED

Footprint 0402\_CA

SC-70 with 5 pins;  
push-pull

01/16/2018. PRELIMINARY  
prototype release for review.  
Not manufactured yet.

### TPS82084 2A NanoModule

$V_{out} = 0.8V * (1 + R1/R2)$   
 $R1 = (1.25 * V_o - 1) * R2$

Vout = 1.00V -->	R1 = 25.00k
Vout = 1.20V -->	R1 = 50.00k
Vout = 1.35V -->	R1 = 68.75k
Vout = 1.50V -->	R1 = 87.50k
Vout = 1.77V -->	R1 = 121.0k
Vout = 1.80V -->	R1 = 125.0k
Vout = 2.50V -->	R1 = 212.5k
Vout = 3.30V -->	R1 = 312.5k

Assuming R2 = 100k

Need five positive voltages.  
1.35V or 1.5V for DDR3L  
1.8\_D for FPGA & HDMI  
1.0V\_D for FPGA  
3.3V\_D for logic  
Variable Vcco

TPS82084T and TPS82084R are the same part.  
Footprint TPS82084\_NANO\_MODULE

LMZ10500SIL	\$2.11	650 mA
LMZ10501SIL	\$2.51	1 A
A different footprint:		
TPS82084SIL	\$3.11	2 A *
TPS82085SIL	\$4.05	3 A *

### SkuTek Instrumentation

150 Lucius Gordon Drive, Ste. 209  
West Henrietta, NY 14586 - 9687  
<http://www.skutek.com>



(c) 2018 by SkuTek Instrumentation.  
All rights reserved.

#### Page Contents

+1.8V DC/DC generator for VccAUX, HDMI chip, and for the motherboard

Size A	Document Number RiskFive Artix Bone	Rev 0
Date: Tuesday, January 16, 2018	Sheet 21	of 29

# 3.3V for all on-board circuits.




Power is enabled with pullup.  
Connect this to an on-off switch  
on the motherboard.

Ferrites 0603 high current rating  
Current R(mohms\_DC) R(100MHz)

2.5A	50	120	MI0603M121R-10
2.0A	50	220	MI0603L221R-10
2.0A	100	300	MI0603L301R-10
1.5A	80	300	MI0603K300R-10
1.0A	200	600	MI0603J601R-10

## 3.3V POWER LED



TPS82084 2A NanoModule  
 $V_{out} = 0.8V * (1 + R1/R2)$   
 $R1 = (1.25 * V_o - 1) * R2$

$V_{out} = 1.00V$	-->	$R1 = 25.00k$
$V_{out} = 1.20V$	-->	$R1 = 50.00k$
$V_{out} = 1.35V$	-->	$R1 = 68.75k$
$V_{out} = 1.50V$	-->	$R1 = 87.50k$
$V_{out} = 1.80V$	-->	$R1 = 125.0k$
$V_{out} = 2.50V$	-->	$R1 = 212.5k$
$V_{out} = 3.30V$	-->	$R1 = 312.5k$

Assuming  $R2 = 100k$

Need five positive voltages.  
 1.35V or 1.5V for DDR3L  
 1.8V\_D for FPGA & HDMI  
 1.0V\_D for FPGA  
 3.3V\_D for logic  
 Variable Vcco

TPS82084T and TPS82084R are the same part.  
 Footprint TPS82084\_NANO\_MODULE

LMZ10500SIL	\$2.11	650 mA
LMZ10501SIL	\$2.51	1 A
A different footprint:		
TPS82084SIL	\$3.11	2 A *
TPS82085SIL	\$4.05	3 A *

01/16/2018. PRELIMINARY  
 prototype release for review.  
 Not manufactured yet.

**SkuTek Instrumentation**  
 150 Lucius Gordon Drive, Ste. 209  
 West Henrietta, NY 14586 - 9687  
<http://www.skutek.com>


(c) 2018 by SkuTek Instrumentation.  
 All rights reserved.

Page Contents  
 +3.3V DC/DC generator for most of the board


Size A	Document Number RiskFive Artix Bone	Rev 0
-----------	--	----------

Date: Tuesday, January 16, 2018      Sheet 22 of 29


# Power network names and power entry




Powered mounting holes




Board sketch



Two banks with variable Vcco 1.2V to 3.3V



The board is powered with the lower-right mounting hole. Two other mounting holes are power outputs. One hole is ground.



01/16/2018. PRELIMINARY prototype release for review. Not manufactured yet.

**SkuTek Instrumentation**

150 Lucius Gordon Drive, Ste. 209  
West Henrietta, NY 14586 - 9687  
<http://www.skutek.com>

(c) 2018 by SkuTek Instrumentation.  
All rights reserved.


Page Contents

Power network names and power entry

Size A	Document Number RiskFive Artix Bone	Rev 0
-----------	--	----------

Need five positive voltages.  
 1.35V or 1.5V for DDR3L  
 1.8\_D for FPGA & HDMI  
 1.0V\_D for FPGA  
 3.3V\_D for logic  
 Variable Vcco

## Variable Vcco for South Hirose banks 15, 16



- 1.20V -- 60.4k RC0402FR-0760K4L
- 1.50V -- 121k RC0402FR-07121KL
- 1.80V -- 210k RC0402FR-07210KL
- 2.50V -- 681k RC0402FR-07681KL
- All OFF --> default 3.3V
- 3.30V -- 309k RC0402FR-07309KL

1.2V -->  $1/x = 1/50.00 - 1/309$  -->  $x = 59.7$  -->  $R=60.4k$   
 1.5V -->  $1/x = 1/87.50 - 1/309$  -->  $x = 122.1$  -->  $R=121k$   
 1.8V -->  $1/x = 1/125.0 - 1/309$  -->  $x = 209.9$  -->  $R=210k$   
 2.5V -->  $1/x = 1/212.5 - 1/309$  -->  $x = 680.4$  -->  $R=681k$

$V_{out} = 1.00V$  -->  $R1 = 25.00k$   
 $V_{out} = 1.20V$  -->  $R1 = 50.00k$   
 $V_{out} = 1.35V$  -->  $R1 = 68.75k$   
 $V_{out} = 1.50V$  -->  $R1 = 87.50k$   
 $V_{out} = 1.80V$  -->  $R1 = 125.0k$   
 $V_{out} = 2.50V$  -->  $R1 = 212.5k$   
 $V_{out} = 3.30V$  -->  $R1 = 312.5k$


Assuming  $R2 = 100k$   
 Use DIP switch

TPS82084 2A NanoModule  
 $V_{out} = 0.8V * (1 + R1/R2)$   
 $R1 = (1.25 * V_o - 1) * R2$

TPS82084T and TPS82084R are the same part.  
 Footprint TPS82084\_NANO\_MODULE

TPS82084SIL	\$3.11	2 A *
TPS82085SIL	\$4.05	3 A *

SN74aup1G125DCK  
 SN74aup1G34DCK  
 Non-Inverter



01/16/2018. PRELIMINARY  
 prototype release for review.  
 Not manufactured yet.

### SkuTek Instrumentation

150 Lucius Gordon Drive, Ste. 209  
 West Henrietta, NY 14586 - 9687  
<http://www.skutek.com>

(c) 2018 by SkuTek Instrumentation.  
 All rights reserved.

Page Contents  
 +1.35V DC/DC generator for DDR3L

Size A	Document Number RiskFive Artix Bone	Rev 0
-----------	--	----------

Date: Tuesday, January 16, 2018 Sheet 24 of 29



## SPI & I2C connector for wireless or other uses

Possible SPI peripherals:

- 1) NRF24L01 module
- 2) Anything else.

A separate connector is provided directly on the Abone, because SPI is not pinned out to Hirose. Its pinout is compatible with the NRF24L01 wireless module which was used in 2013 FPGA Oberon. Any other SPI application is possible as well.

<http://www.nordicsemi.com/eng/Products/2.4GHz-RF/nRF24L01P>


Nordic Semiconductor

nRF24L01P\_Product\_Specification\_1\_0.pdf; Page 50.


See also:

<http://randomnerdtutorials.com/nrf24l01-2-4ghz-rf-transceiver-module-with-arduino/>

<https://gadgetperfect.wordpress.com/nrf24l001-rf-module2-4ghzinterfacing/>



### NRF24L01 module, top view



01/16/2018. PRELIMINARY prototype release for review. Not manufactured yet.

### SkuTek Instrumentation

150 Lucius Gordon Drive, Ste. 103  
West Henrietta, NY 14586 - 9687  
<http://www.skutek.com>

(c) 2018 by SkuTek Instrumentation.  
All rights reserved.

#### Page Contents

SPI connector for wireless and other uses

Size A	Document Number RiskFive Artix Bone	Rev 0
Date: Tuesday, January 16, 2018		Sheet 25 of 29

