

RiskFive FPGA Module Development Motherboard

REV	Description	DATE	BY
0	01/09/2018. PRELIMINARY prototype release for review. Not manufactured yet.	01/10/2018	ws
1			
2			






THERE IS NO WARRANTY FOR THIS DESIGN, TO THE EXTENT PERMITTED BY APPLICABLE LAW. EXCEPT WHEN OTHERWISE STATED IN WRITING THE COPYRIGHT HOLDERS AND/OR OTHER PARTIES PROVIDE THE DESIGN "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. THE ENTIRE RISK AS TO THE QUALITY AND PERFORMANCE OF THE DESIGN IS WITH YOU. SHOULD THE DESIGN PROVE DEFECTIVE, YOU ASSUME THE COST OF ALL NECESSARY SERVICING, REPAIR OR CORRECTION.

01/09/2018. PRELIMINARY prototype release for review. Not manufactured yet.

(c) 2018 by SkuTek Instrumentation. All rights reserved.

SkuTek Instrumentation		
150 Lucius Gordon Drive, Ste. 103 West Henrietta, NY 14586 - 9687 http://www.skutek.com		
Page Contents A - Revision page		
Size A	Document Number RiskFive Development Board	Rev 0
Date: Tuesday, January 09, 2018		Sheet 11 of 26


Power for the RiskFive ABone Rev 0 DUT



GND posts for attaching scope probes

Test point	Part number	Color
TP1	36-5000-ND	red
TP10	36-5001-ND	black
TP8	36-5003-ND	orange
TP12	36-5004-ND	yellow
TP3	36-5117-ND	blue
TP9		
TP5		
TP14		
TP7		
TP6		

01/09/2018. PRELIMINARY
prototype release for review.
Not manufactured yet.



SkuTek Instrumentation

150 Lucius Gordon Drive
West Henrietta, NY 14586 - 9687
<http://www.skutek.com>

(c) 2015 by SkuTek Instrumentation.
All rights reserved.

Page Contents

Main power entry

Size A	Document Number RiskFive Development Board	Rev 0
-----------	---	----------


Date: Tuesday, January 09, 2018 Sheet 16 of 22

Power entry for the motherboard

RASM712PX = CONN JACK R/A .100" PIN SMD (2.5mm)
 RASM722PX = CONN JACK R/A .080" PIN SMD (2.1mm)
 P means locating post as an option
 Contact rating: 3A

Recommended power supplies from Jameco with 2.1 mm:
 379623 Mean Well GS25U05-P1J 5V/4A
 1952863 Mean Well GS18U05-P1J 5A/3A

Recommended power supplies from Jameco with 2.5 mm:
 2167664 FAIRWAY WN20U-050 5V/3A



In principle, I could filter Vbus with a bead, but I chose not to.

01/09/2018. PRELIMINARY
 prototype release for review.
 Not manufactured yet.

(c) 2018 by SkuTek Instrumentation. All rights reserved.


SkuTek Instrumentation		
150 Lucius Gordon Drive West Henrietta, NY 14586 - 9687 http://www.skutek.com		
Page Contents Main power entry		
Size A	Document Number RiskFive Development Board	Rev 0
Date: Tuesday, January 09, 2018	Sheet 6	of 22



Push button and LED blinker

This circuit is a debouncer. FW debouncing is not needed.
Stationary output: HIGH. Push the button for LOW pulse.

This circuit is for manual interrupt generation and testing.



01/09/2018. PRELIMINARY
prototype release for review.
Not manufactured yet.

Group 4

SkuTek Instrumentation

150 Lucius Gordon Drive
West Henrietta, NY 14586 - 9687
<http://www.skutek.com>


(c) 2018 by SkuTek Instrumentation.
All rights reserved.

Page Contents

ADC test driven with the I2C0 test, and in/out for loopback tests

Size A	Document Number RiskFive Development Board	Rev 0
-----------	---	----------

Date: Tuesday, January 09, 2018 Sheet 15 of 22



NORTH header

DOWN inside brd

UP outside brd

J5A


23 pins

5 pins

Total 28


Power Cycle

SW2



FPGA Reset and Reload


SW3



U14 (Bank 14)	IO_L22P_14	W5300_D5	1	80	80	POWER_OFF/ON	POWER_ON	HIGH to Enable 3.3V_D
V14 (Bank 14)	IO_L22N_14	W5300_D4	2	79	79	W5300_D15	IO_L14P_14	T14 Bank_14_SRCC
T13 (Bank 14)	IO_L23P_14	W5300_D3	3	78	78	W5300_D14	IO_L14N_14	T15 Bank_14_SRCC
U13 (Bank 14)	IO_L23N_14	W5300_D2	4	77	77	W5300_D13	IO_L5P_14	R12 (Bank 14)
U12 (Bank 14)	IO_L20P_14	W5300_D1	5	76	76	W5300_D12	IO_L5N_14	R13 (Bank 14)
V12 (Bank 14)	IO_L20N_14	W5300_D0	6	75	75	W5300_D11	IO_L19P_14	T11 (Bank 14)
R11 Embedded SW reset	IO_0_14	CPU_SOFT_Reset#	7	74	74	W5300_D10	IO_L19N_14	U11 (Bank 14)
V10 (Bank 14)	IO_L21P_14	W5300_A9	8	73	73	W5300_D9	IO_L24P_14	T9 (Bank 14)
V11 (Bank 14)	IO_L21N_14	W5300_A8	9	72	72	W5300_D8	IO_L24N_14	T10 (Bank 14)
R10 Single ended	IO_25_14	W5300_A7	10	71	71	W5300_D7	IO_L21P_34	U9 (Bank34)
P10 FPGA conf	X_DONE	Reserved FPGA	11	70	70	W5300_D6	IO_L21N_34	V9 (Bank34)
R8 (Bank34)	IO_L24P_34	W5300_A6	12	69	69	Reserved FPGA	X_PRGM#	P9 FPGA conf
T8 (Bank34)	IO_L24N_34	W5300_A5	13	68	68		TDA_blue7	U4 Blue7_LCD_4
U8 Single ended	IO_25_34	W5300_A4	14	67	67		TDA_blue6	U3 Blue6_LCD_3
N16 (Bank 14)	IO_L11N_14	W5300_IRQ#	15	66	66		TDA_blue5	U2 Blue5_LCD_2
U7 (Bank34)	IO_L22P_34	W5300_A3	16	65	65		TDA_blue4	U1 Blue4_LCD_1
U6 (Bank34)	IO_L22N_34	W5300_A2	17	64	64		TDA_blue3	T6 Blue3_LCD_0
V7 (Bank34)	IO_L20P_34	W5300_A1	18	63	63		TDA_blue2	T3 Blue2; srcc-
V6 (Bank34)	IO_L20N_34	W5300_WR#	19	62	62		TDA_blue1	T1 Blue1
V5 (Bank34)	IO_L10P_34	W5300_RD#	20	61	61		TDA_blue0	R3 Blue0; srcc+
V4 (Bank34)	IO_L10N_34	W5300_CS#	21	60	60		TDA_blue0	R6 Green0
T5 Bank_34_clk+	IO_L12P_MRCC	W5300_brdy0	22	59	59		TDA_gr0	R5 Green1
T4 Bank_34_clk-	IO_L12N_MRCC	W5300_brdy1	23	58	58		TDA_gr1	R2 Green2_LCD_5
V2 (Bank34)	IO_L9N_34	W5300_brdy2	24	57	57		TDA_gr2	R1 Green3_LCD_6
V1 (Bank34)	IO_L7N_34	W5300_brdy3	25	56	56		TDA_gr3	P5 Green4_LCD_7; mrcc-
HDMI HDMI_HPD			26	55	55		TDA_gr4	P4 Green5_LCD_8; srcc+
HDMI HDMI_CEC			27	54	54		TDA_gr5	P3 Green6_LCD_9; srcc-
HDMI HDMI_DSCL			28	53	53		TDA_gr6	P2 Green7_LCD_10
HDMI HDMI_DSDA			29	52	52		TDA_gr7	N2 Red0
			30	51	51		TDA_red0	N1 Red1
HDMI HDMI_TX2-			31	50	50		TDA_red1	N4 Red2
HDMI HDMI_TX2+			32	49	49		TDA_red2	R7 Red3_LCD_11
			33	48	48		TDA_red3	N6 Red4_LCD_12
HDMI HDMI_TX1-			34	47	47		TDA_red4	M3 Red5_LCD_13
HDMI HDMI_TX1+			35	46	46		TDA_red5	M2 Red6_LCD_14
HDMI HDMI_TX0-			36	45	45		TDA_red6	M1 Red7_LCD_15
HDMI HDMI_TX0+			37	44	44		TDA_red7	M4 TDA Video Pixel_clk
			38	43	43		TDA_PCLK	M6 TDA Video Data Enable
HDMI HDMI_TXC-			39	42	42		TDA_DE	L1 TDA V_sync
HDMI HDMI_TXC+			40	41	41		TDA_SYNC_V	L3 TDA H_sync
							TDA_SYNC_H	

To Soft CPU CPU_SOFT_Reset# <<<

33 pins




01/09/2018. PRELIMINARY prototype release for review. Not manufactured yet.

FX11LA-80S/8-SV(71)

(c) 2018 by SkuTek Instrumentation. All rights reserved.

Footprint FX11L80/R/GP
 CONN HEADER 80POS W/POSTS SMD
 FX11LA-80P/8-SV(71) -> mezzanine
 CONN RECEIPT 80POS W/POSTS SMD
 FX11LA-80S/8-SV(71) -> motherboard



SkuTek Instrumentation
 150 Lucius Gordon Drive
 West Henrietta, NY 14586 - 9687
 http://www.skutek.com

Page Contents
 MBone connectors

Size A	Document Number RiskFive Development Board	Rev 0
-----------	---	----------

Date: Tuesday, January 09, 2018 Sheet 7 of 22


SOUTH header

DOWN outside brd

UP inside brd

UART All these are reserved on Abone

D18 Tx	IO_L21n_15	UART_chip_Tx	To RS-232
D12 Rx	IO_L6p_15	UART_chip_Rx	UART_chip_Tx >>>
D13 RTS#	IO_L6n_15	Optional	To RS-232
D14 CTS#	IO_L1p_15	Optional	UART_chip_Rx >>>
C14 extra	IO_L1n_15	Optional	



SD_card_prot Full size

SD_DATA1 Both micro and full

SD_DATA0

SD_CLK

SD_CMD_din

SD_DATA3_CS#

SD_DATA2

W5500_IRQ#

SPI W5500_MISO

SPI W5500_MOSI

SPI W5500_SPI_CLK

Chip sel W5500_CS#

User interrupt testing

From Soft CPU HW_RESET#

To Soft CPU User_interrupt

PS/2

PS2_clk1

PS2_d1

PS2_d2

PS2_clk2

USB-3

FT601_D[31:0]

FT601_BE[3:0]

FT601_Tx_empty#

FT601_Rx_full#

FT601_WR#

FT601_RD#

FT601_OE#

FT601_WAKEUP#

FT601_GPIO0

FT601_GPIO1

FT601_CLK_out

01/09/2018. PRELIMINARY prototype release for review. Not manufactured yet.

SkuTek Instrumentation

150 Lucius Gordon Drive
West Henrietta, NY 14586 - 9687
http://www.skutek.com

(c) 2018 by SkuTek Instrumentation. All rights reserved.

Footprint FX11L80/R/GP


CONN HEADER 80POS W/POSTS SMD
FX11LA-80P/8-SV(71) -> mezzanine

CONN RECEIPT 80POS W/POSTS SMD
FX11LA-80S/8-SV(71) -> motherboard

Page Contents		Rev 0
Mbone connectors		
Size A	Document Number RiskFive Development Board	
Date: Tuesday, January 09, 2018	Sheet 17 of 22	

HDMI-C Mini Receptacle

Pin layout for the HDMI cable without Ethernet



POLYSWITCH PTC SELF RESET
 Trip = 280 mA, hold = 140 mA.
 Use 2 Hirose pins.

MHDMI-19-02-H-TH-L-TR Samtec
 2001-1-2-21-00-BK CNC Tech

01/09/2018. PRELIMINARY
 prototype release for review.
 Not manufactured yet.


(c) 2018 by SkuTek Instrumentation. All rights reserved.

SkuTek Instrumentation		
150 Lucius Gordon Drive West Henrietta, NY 14586 - 9687 http://www.skutek.com		
Page Contents HDMI connector		
Size A	Document Number RiskFive Development Board	Rev 0
Date: Tuesday, January 09, 2018	Sheet 8 of 22	



Pin header for the FTDI USB-UART cable. While using the FTDI the RS232 must be disabled.

RS-232



DB9 pin description

pin	PC(DTE) Function	BF Function
3	Transmit Data	Rx
2	Receive Data	Tx
7	Request to Send	RTS#
8	Clear to Send	CTS#

Software flow control is expected because CTS and RTS are looped back.

On-board RS-232 modular jack

A DB9 connector is too large for the board. Telephone-style jack with 6 pins is used instead. RS-232 pins are not assigned for such jacks. A configurable adapter is used to reassign the pins after the board is deployed.

TYCO RJ11-6Nxxxx \$5 (about)
FCI 87180-066LF 609-1057-ND \$1.41

Configurable adapter RJ11 --> DB9 by CUI
Male DB9: AMK-0002 046-0002-ND \$4.13
Female DB9: AMK-0003 046-0003-ND \$4.13

Jameco part numbers (six wire):
66203 Mfg: 31D1-16400-R \$2.79

RJ cable

6-wire RJ cable between the adapter and the jack from I.O. Interconnect:

2.1m GLF-466-076-510-D H1663R-07-ND \$3.34
7.6m GLF-466-256-511-D H1662R-25-ND \$5.54

Jameco part number (7 feet, six wires 6P6C):
115617 Mfg: 306-707SL \$1.99

01/09/2018. PRELIMINARY prototype release for review. Not manufactured yet.

Jameco			
Female DB9 --- RJ-11: Jameco 115617			
Wire#	col	DB-9 position	
1	RTS#	blue	8
2	Tx	yellow	2
3	CTS#	green	7
4	Rx	red	3
	GND	black or white	5

Digikey			
Female DB9: AMK-0003 046-0003-ND			
Wire#	col	DB-9 position	
1	RTS#	white	8
2	Tx	black	2
3	CTS#	red	7
4	Rx	green	3
5	GND	(color??)	5


SkuTek Instrumentation (c) 2018 by SkuTek Instrumentation. All rights reserved.
150 Lucius Gordon Drive West Henrietta, NY 14586 - 9687 http://www.skutek.com

Page Contents
RS-232

Size A	Document Number MicroBone Test Board	Rev 0
--------	---	----------



Date: Tuesday, January 09, 2018 Sheet 9 of 22

GbE jack



KLA1S109-43LF gigabit ether jack with LEDs.
 Manufacturers:
 1. www.umeu.de
 2. www.bothhandusa.com

Center tap to AVdd not required. Internal on-chip termination provided on Media Dependent Interface (i.e., magnetics).



01/09/2018. PRELIMINARY prototype release for review. Not manufactured yet.


(c) 2015 by SkuTek Instrumentation. All rights reserved.

SkuTek Instrumentation		
150 Lucius Gordon Drive West Henrietta, NY 14586 - 9687 http://www.skutek.com		
Page Contents GbE jack		
Size A	Document Number RiskFive Development Board	Rev 0
Date: Tuesday, January 09, 2018	Sheet 10	of 22

Reset generators

Due to shortage of connector pins we have only three reset circuits. Reset #2 does not return back to the FPGA.

1. Soft CPU reset: User Button --> FPGA Soft Core. Restart SW w/o hard FPGA reset.
 2. Hardware reset Soft CPU --> all chips on this board. To be issued by the Soft CPU software.
 3. FPGA Reprogram: Reload the FPGA bit file. To be issued by the operator pressing the button.
- Reset #3 is on the FPGA Configuration page.




Wiznet W5300 needs a "manual reset" after being powered up. This is done automatically with X_DONE. Additionally, Soft CPU software can also issue a reset to hardware chips.







01/09/2018. PRELIMINARY prototype release for review. Not manufactured yet.

Group 13

Skutek Instrumentation		(c) 2018 by Skutek Instrumentation. All rights reserved.	
150 Lucius Gordon Drive West Henrietta, NY 14586 - 9687 http://www.skutek.com			
Page Contents South LED display			
Size	Document Number	Rev 0	
Custom	RiskFive Development Board		
Date: Tuesday, January 09, 2018		Sheet	12 of 22



U9A		
FT601_D31	76	D31
FT601_D30	75	D30
FT601_D29	74	D29
FT601_D28	73	D28
FT601_D27	72	D27
FT601_D26	71	D26
FT601_D25	70	D25
FT601_D24	69	D24
FT601_D23	67	D23
FT601_D22	66	D22
FT601_D21	65	D21
FT601_D20	64	D20
FT601_D19	63	D19
FT601_D18	62	D18
FT601_D17	61	D17
FT601_D16	60	D16
FT601_D15	57	D15
FT601_D14	56	D14
FT601_D13	55	D13
FT601_D12	54	D12
FT601_D11	53	D11
FT601_D10	52	D10
FT601_D9	51	D9
FT601_D8	50	D8
FT601_D7	47	D7
FT601_D6	46	D6
FT601_D5	45	D5
FT601_D4	44	D4
FT601_D3	43	D3
FT601_D2	42	D2
FT601_D1	41	D1
FT601_D0	40	D0
FT601Q USB3 1/5		
FT601_BE0	4	BE_0
FT601_BE1	5	BE_1
FT601_BE2	6	BE_2
FT601_BE3	7	BE_3
FT601Q-B-T		



01/09/2018. PRELIMINARY prototype release for review. Not manufactured yet.

Crystals
 ABM8G-30.000MHZ-18-D2Y-T
 CRYSTAL 30.000MHZ 18PF SMD four leads

ABM7-30.000MHZ-D2Y-T
 535-9849-1-ND two leads; 1812

Group 1
 SkuTek Instrumentation

150 Lucius Gordon Drive
 West Henrietta, NY 14586 - 9687
 http://www.skutek.com

(c) 2018 by SkuTek Instrumentation.
 All rights reserved.

Page Contents

USB3

Size	Document Number	Rev
Custom	MicroBone Test Board	0


Date: Tuesday, January 09, 2018 Sheet 13 of 22

SPI to Ethernet driver: Wiznet W5500

<http://wizwiki.net/wiki/doku.php?id=products:w5500:start>

J1B1211CCD jack is available from <http://www.shopwiznet.com/j1b1211ccd>
Mouser: 950-J1B1211CCD

W5500 is available from: <http://www.shopwiznet.com/w5500>
Mouser: 950-W5500
Digikey: yes, but more expensive!



1 1 1 All capable,
Auto-negotiation enabled

X_DONE or (pwr down)

W5500_RST#
W5500_IRQ#
SPI W5500_MISO
SPI W5500_MOSI
SPI W5500_SPI_CLK
00: Wiznet.W5500_CS#


U2

W5500

Wiznet footprint QUAD.50M/48/WG9.00

01/09/2018. PRELIMINARY
prototype release for review.
Not manufactured yet.

Group 33



(c) 2018 by SkuTek Instrumentation. All rights reserved.


SkuTek Instrumentation
150 Lucius Gordon Drive, Ste. 103
West Henrietta, NY 14586 - 9687
<http://www.skutek.com>

Page Contents		
Ethernet using Wiznet		
Size	Document Number	Rev
A	RiskFive Development Board	0
Date:	Tuesday, January 09, 2018	Sheet 18 of 22


Ethernet controller and PHY, 16-bit interface

J1B1211CCD jack is available from
<http://www.shopwiznet.com/j1b1211ccd>
 Mouser: 950-J1B1211CCD

W5300 is available from:
<http://www.shopwiznet.com/w5300>
 Mouser: 950-W5300
 Digikey: \$8.48/ea, more expensive!



Group 34




01/09/2018. PRELIMINARY
 prototype release for review.
 Not manufactured yet.

Derived from W5300 Internal PHY reference schematic
 (c) 2017-2018 by SkuTek Instrumentation. All rights reserved.


SkuTek Instrumentation
 150 Lucius Gordon Drive
 West Henrietta, NY 14586 - 9687
<http://www.skutek.com>

Page Contents		
Ethernet using Wiznet W5300		
Size	Document Number	Rev
B	RiskFive Abone Development Board	0
Date:	Tuesday, January 09, 2018	Sheet 19 of 22



Clock driver 100 MHz CMOS 3.3V and 1.8V

This clock is driving the Ethernet chips. In order to avoid a fan-out buffer I am using two source-terminated nets. Additionally, the W5300 clock is reduced down to 1.74V (close enough to 1.8V).





01/09/2018. PRELIMINARY
prototype release for review.
Not manufactured yet.

(c) 2018 by SkuTek Instrumentation. All rights reserved.

SkuTek Instrumentation		
150 Lucius Gordon Drive, Ste. 103 West Henrietta, NY 14586 - 9687 http://www.skutek.com		
Page Contents Ethernet clock driver		
Size A	Document Number RiskFive Development Motherboard	Rev 0
Date:	Tuesday, January 09, 2018	Sheet 20 of 22

SD / MMC full size card socket



Bit2 (detect) has on-card pullup 50k used to detect the SD card. A large pulldown is needed here.

Notes



Compgroup 2 is used for initial placement.

The card detection scheme seems different from the one employed with the uSD card, while in fact they should be the same. It needs be reviewed.

The physical "protect switch" will detect the position of the "write protect" switch on the SD card. MMC card does not have that switch. Pullups are needed.

DM1AA-SF-PEJ - SD Memory Card Connectors - Hirose Electric
DigiKey HR845CT-ND \$4.67

Micro SD card socket




Card detect not implemented due to shortage of Hirose pins

01/09/2018. PRELIMINARY prototype release for review. Not manufactured yet.

Mouser on Feb/05/2015

- 1: \$1.32
- 25: \$1.18
- 50: \$1.10
- 100: \$1.06



(c) 2018 by SkuTek Instrumentation. All rights reserved.

SkuTek Instrumentation

150 Lucius Gordon Drive
West Henrietta, NY 14586 - 9687
<http://www.skutek.com>

Page Contents
SD card sockets

Size A	Document Number RiskFive Development Board	Rev 0
-----------	---	----------



Date: Tuesday, January 09, 2018 Sheet 21 of 22

PS2 connectors

http://www.burtonsys.com/PS2_keyboard_and_mouse_mini-DIN-6_connector_pinouts.html
<http://pinouts.ru/InputCables/Ps2KeyboardYThinkpad.shtml>
http://pinouts.ru/Inputs/KeyboardPC6_pinout.shtml


PS2 connector is 6-pin Mini DIN
 Footprint in the DIN library
 DINC/MIN_TM/6 is REVERSED
 Fixed in Digiparts.LLB

Alternatively, this connector can be used as GPIO with 5V levels.



Use low driving current and serial termination at the FPGA side.

TXS0104 has OC outputs with 4k pullup on chip.
 TXB0104 has push-pull outputs.
 OE active HIGH (!) is referenced to Vcca.



Mouse / keyboard Vcc = 5V
 FPGA only tolerates 4V


<http://pinouts.ru/InputCables/Ps2KeyboardYThinkpad.shtml>

Con	signal	Keybrd	Mouse
1	dat1	----	1 (data)
2	dat2	1 (data)	----
3	gnd	3 (gnd)	3 (gnd)
4	Vcc	4 (Vcc)	4 (Vcc)
5	clk1	----	5 (clk)
6	clk2	5 (clk)	----

<http://www.computer-engineering.org/ps2protocol/>
Summary: Power Specifications
 Vcc = +4.5V to +5.5V.
 Max Current = 275 mA.

Voltage trans 4bit TXB0104PWR
 SOG.65M/14/WG6.50/L5.0

Group 25



01/09/2018. PRELIMINARY prototype release for review. Not manufactured yet.

(c) 2018 SkuTek Instrumentation. All rights reserved.

SkuTek Instrumentation - W. Henrietta, NY		
Title Logic IO for PS2 or general purpose 5V logic IO		
Size	Document Number RiskFive Development Board	Rev 0
Date:	Tuesday, January 09, 2018	Sheet 22 of 22